OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/Mips/GlobalISel
History
Muhammad Omair Javaid 932e3d9960 Revert "GlobalISel/AArch64: don't optimize away redundant branches at -O0" 
This reverts commit 458c230b5e.

This broke LLDB buildbot testcase where breakpoint set at start of loop
failed to hit. https://lab.llvm.org/buildbot/#/builders/96/builds/9404

https://github.com/llvm/llvm-project/blob/main/lldb/test/API/commands/process/attach/main.cpp#L15

Differential Revision: https://reviews.llvm.org/D105238
 		2021-07-09 08:23:36 +05:00
..
instruction-select CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
irtranslator CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
legalizer Mips/GlobalISel: Use accurate memory LLTs 2021-07-01 20:08:14 -04:00
llvm-ir Revert "GlobalISel/AArch64: don't optimize away redundant branches at -O0" 2021-07-09 08:23:36 +05:00
mips-prelegalizer-combiner CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
regbankselect CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00