Tests: Parameter pattern init (#3144)

This commit is contained in:
Wilson Snyder 2025-03-08 19:13:20 -05:00
parent ce2f335786
commit 128231b077
2 changed files with 39 additions and 0 deletions

View File

@ -0,0 +1,18 @@
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2025 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
import vltest_bootstrap
test.scenarios('simulator')
test.compile()
test.execute()
test.passes()

View File

@ -0,0 +1,21 @@
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2021 by Ryszard Rozak.
// SPDX-License-Identifier: CC0-1.0
module dut(output int x);
parameter int P [5];
assign x = P[2];
endmodule
module t();
int o;
dut #(.P('{1, 2, 3, 4, 5})) u_dut(.x(o));
initial begin
if (o !== 3) $stop;
$write("*-* All Finished *-*\n");
$finish;
end
endmodule