VeniVidiVici
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Untabify cmakefiles. No functional change.

This commit is contained in:
Wilson Snyder 2021-06-07 07:47:15 -04:00
parent b976b8dac9
commit 6fd48da7cf
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
examples/cmake_hello_sc/CMakeLists.txt
View File

@ -38,9 +38,9 @@ find_package(SystemCLanguage QUIET)
add_executable(example ../make_hello_sc/sc_main.cpp) add_executable(example ../make_hello_sc/sc_main.cpp)
set_property( set_property(
TARGET example TARGET example
PROPERTY CXX_STANDARD ${SystemC_CXX_STANDARD} PROPERTY CXX_STANDARD ${SystemC_CXX_STANDARD}
) )
# Add the Verilated circuit to the target # Add the Verilated circuit to the target
verilate(example SYSTEMC verilate(example SYSTEMC

6
examples/cmake_tracing_sc/CMakeLists.txt
View File

@ -38,9 +38,9 @@ find_package(SystemCLanguage QUIET)
add_executable(example ../make_tracing_sc/sc_main.cpp) add_executable(example ../make_tracing_sc/sc_main.cpp)
set_property( set_property(
TARGET example TARGET example
PROPERTY CXX_STANDARD ${SystemC_CXX_STANDARD} PROPERTY CXX_STANDARD ${SystemC_CXX_STANDARD}
) )
# Add the Verilated circuit to the target # Add the Verilated circuit to the target
verilate(example SYSTEMC COVERAGE TRACE verilate(example SYSTEMC COVERAGE TRACE