VeniVidiVici
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary, bug907.

This commit is contained in:
Wilson Snyder 2015-04-09 18:58:01 -04:00
parent cb7abcbaea
commit acd48fa61d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
bin/verilator
View File

@ -2894,7 +2894,7 @@ this warning is enabled only if user has explicitly marked some signal as
clocker using command line option or in-source meta comment (see C<--clk>).
The warning can be disabled without affecting the simulation result. But it
is recommanded to check the warning as this may degrade the performance of
is recommended to check the warning as this may degrade the performance of
the Verilated model.
=item CMPCONST