VeniVidiVici
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Apply 'make format'

This commit is contained in:
github action 2025-06-30 01:00:56 +00:00
parent 916a89761e
commit b27bd6526a
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/V3LinkCells.cpp
View File

@ -615,7 +615,8 @@ class LinkCellsVisitor final : public VNVisitor {
nodep->name(hierIt->first); // Change name of this module to be mangled name
// considering parameter
}
const AstNodeModule* const libFoundp = findModuleLibSym(nodep->origName(), nodep->libname());
const AstNodeModule* const libFoundp
= findModuleLibSym(nodep->origName(), nodep->libname());
const AstNodeModule* const globalFoundp = findModuleLibSym(nodep->name(), "__GLOBAL");
if (libFoundp && libFoundp == nodep) {
// Ok
@ -674,9 +675,7 @@ public:
iterate(nodep);
}
~LinkCellsVisitor() override {
if (debug() >= 5 || dumpGraphLevel() >= 5) {
m_mods.dumpFilePrefixed("linkcells");
}
if (debug() >= 5 || dumpGraphLevel() >= 5) { m_mods.dumpFilePrefixed("linkcells"); }
}
};

5
test_regress/t/t_config_work.py
View File

@ -11,8 +11,9 @@ import vltest_bootstrap
test.scenarios('simulator')
test.compile(
verilator_flags2=['--binary', '--work liba', 't/t_config_work__liba.v', '--work libb', 't/t_config_work__libb.v'])
test.compile(verilator_flags2=[
'--binary', '--work liba', 't/t_config_work__liba.v', '--work libb', 't/t_config_work__libb.v'
])
test.execute()