18 lines
383 B
Systemverilog
18 lines
383 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2024 by Antmicro.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
parameter X = 2;
|
|
begin : block
|
|
end
|
|
begin : block
|
|
end
|
|
if (X > 0) begin : block1
|
|
end
|
|
if (X > 1) begin : block1
|
|
end
|
|
endmodule
|