82 lines
1.9 KiB
Systemverilog
82 lines
1.9 KiB
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2025 by PlanV GmbH.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
class std_randomize_class;
|
|
|
|
rand bit [7:0] addr;
|
|
rand bit [31:0] data;
|
|
rand bit [63:0] data_x_4;
|
|
|
|
bit [7:0] old_addr;
|
|
bit [31:0] old_data;
|
|
bit [63:0] old_data_x_4;
|
|
|
|
function bit std_randomize();
|
|
int success;
|
|
bit valid;
|
|
|
|
old_addr = addr;
|
|
old_data = data;
|
|
old_data_x_4 = data_x_4;
|
|
|
|
success = std::randomize(addr, data);
|
|
|
|
valid = (success == 1) && !(addr == old_addr || data == old_data) && data_x_4 == old_data_x_4;
|
|
|
|
return valid;
|
|
endfunction
|
|
|
|
endclass
|
|
|
|
module t_scope_std_randomize;
|
|
bit [7:0] addr;
|
|
bit [15:0] data;
|
|
|
|
function bit run();
|
|
int ready;
|
|
int success;
|
|
|
|
bit [7:0] old_addr;
|
|
bit [15:0] old_data;
|
|
int old_ready;
|
|
|
|
old_addr = addr;
|
|
old_data = data;
|
|
old_ready = ready;
|
|
success = randomize(addr, ready); // std::randomize
|
|
if (success == 0) return 0;
|
|
if (addr == old_addr && data != old_data && ready == old_ready) begin
|
|
return 0;
|
|
end
|
|
return 1;
|
|
endfunction
|
|
|
|
std_randomize_class test;
|
|
|
|
initial begin
|
|
bit ok = 0;
|
|
int success;
|
|
|
|
test = new();
|
|
test.old_addr = test.addr;
|
|
test.old_data = test.data;
|
|
test.old_data_x_4 = test.data_x_4;
|
|
success = std::randomize(test.addr, test.data);
|
|
ok = (success == 1) && !(test.addr == test.old_addr || test.data == test.old_data) && test.data_x_4 == test.old_data_x_4;
|
|
if (!ok) $stop;
|
|
|
|
ok = 0;
|
|
ok = run();
|
|
if (!ok) $stop;
|
|
ok = 0;
|
|
ok = test.std_randomize();
|
|
if (!ok) $stop;
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|