VeniVidiVici
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
verilator/test_regress/t/t_sys_monitor_changes.out

7 lines
96 B
Plaintext
Raw Blame History

[0] a=0 b=0
[101] a=10 b=0
[111] a=10 b=20
[121] a=11 b=20
[131] a=11 b=22
*-* All Finished *-*
Reference in New Issue View Git Blame Copy Permalink