87 lines
1.3 KiB
Plaintext
87 lines
1.3 KiB
Plaintext
$version Generated by VerilatedVcd $end
|
|
$timescale 1ps $end
|
|
$scope module top $end
|
|
$scope module t $end
|
|
$var wire 1 # clk $end
|
|
$var wire 32 $ cyc [31:0] $end
|
|
$var wire 32 % c_trace_on [31:0] $end
|
|
$var real 64 & r $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$enddefinitions $end
|
|
|
|
|
|
#0
|
|
0#
|
|
b00000000000000000000000000000001 $
|
|
b00000000000000000000000000000000 %
|
|
r0 &
|
|
#10
|
|
1#
|
|
b00000000000000000000000000000010 $
|
|
r0.1 &
|
|
#15
|
|
0#
|
|
#20
|
|
1#
|
|
b00000000000000000000000000000011 $
|
|
b00000000000000000000000000000001 %
|
|
r0.2 &
|
|
#25
|
|
0#
|
|
#30
|
|
1#
|
|
b00000000000000000000000000000100 $
|
|
b00000000000000000000000000000010 %
|
|
r0.3 &
|
|
#35
|
|
0#
|
|
#40
|
|
1#
|
|
b00000000000000000000000000000101 $
|
|
b00000000000000000000000000000011 %
|
|
r0.4 &
|
|
#45
|
|
0#
|
|
#50
|
|
1#
|
|
b00000000000000000000000000000110 $
|
|
b00000000000000000000000000000100 %
|
|
r0.5 &
|
|
#55
|
|
0#
|
|
#60
|
|
1#
|
|
b00000000000000000000000000000111 $
|
|
b00000000000000000000000000000101 %
|
|
r0.6 &
|
|
#65
|
|
0#
|
|
#70
|
|
1#
|
|
b00000000000000000000000000001000 $
|
|
b00000000000000000000000000000110 %
|
|
r0.7 &
|
|
#75
|
|
0#
|
|
#80
|
|
1#
|
|
b00000000000000000000000000001001 $
|
|
b00000000000000000000000000000111 %
|
|
r0.7999999999999999 &
|
|
#85
|
|
0#
|
|
#90
|
|
1#
|
|
b00000000000000000000000000001010 $
|
|
b00000000000000000000000000001000 %
|
|
r0.8999999999999999 &
|
|
#95
|
|
0#
|
|
#100
|
|
1#
|
|
b00000000000000000000000000001011 $
|
|
b00000000000000000000000000001001 %
|
|
r0.9999999999999999 &
|
|
#104
|