70 lines
835 B
Plaintext
70 lines
835 B
Plaintext
$version Generated by VerilatedVcd $end
|
|
$timescale 1ms $end
|
|
|
|
$scope module top $end
|
|
$var wire 1 # clk $end
|
|
$scope module t $end
|
|
$var wire 1 # clk $end
|
|
$var wire 32 $ cyc [31:0] $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$enddefinitions $end
|
|
|
|
|
|
#0
|
|
0#
|
|
b00000000000000000000000000000000 $
|
|
#10
|
|
1#
|
|
b00000000000000000000000000000001 $
|
|
#15
|
|
0#
|
|
#20
|
|
1#
|
|
b00000000000000000000000000000010 $
|
|
#25
|
|
0#
|
|
#30
|
|
1#
|
|
b00000000000000000000000000000011 $
|
|
#35
|
|
0#
|
|
#40
|
|
1#
|
|
b00000000000000000000000000000100 $
|
|
#45
|
|
0#
|
|
#50
|
|
1#
|
|
b00000000000000000000000000000101 $
|
|
#55
|
|
0#
|
|
#60
|
|
1#
|
|
b00000000000000000000000000000110 $
|
|
#65
|
|
0#
|
|
#70
|
|
1#
|
|
b00000000000000000000000000000111 $
|
|
#75
|
|
0#
|
|
#80
|
|
1#
|
|
b00000000000000000000000000001000 $
|
|
#85
|
|
0#
|
|
#90
|
|
1#
|
|
b00000000000000000000000000001001 $
|
|
#95
|
|
0#
|
|
#100
|
|
1#
|
|
b00000000000000000000000000001010 $
|
|
#105
|
|
0#
|
|
#110
|
|
1#
|
|
b00000000000000000000000000001011 $
|