VeniVidiVici
/
yosys-sta
mirror of https://github.com/OSCPU/yosys-sta.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys-sta/example
History
zhuguiyuan 0cde616281 parameterize clk_port_name and output_folder 2025-04-20 10:36:24 +08:00
..
README.md gcd: rename directory to example 2023-08-20 21:35:54 +08:00
gcd.v gcd: rename directory to example 2023-08-20 21:35:54 +08:00

README.md

Summary

Simple GCD (greatest common denominator) core. This is an extremely small design mostly used to test the sanity of the flow.

Originally generated using PyMTL.

This design has about 250 cells.

Source

Re-used code derived from http://opencelerity.org/ project.