| .. |
|
Arc
|
[ARC] Keep just one parameter if it's given multiple times (#7284)
|
2024-07-10 00:15:29 +03:00 |
|
Calyx
|
[NFCI][Calyx] Refactor TableGen Pass includes (#7182)
|
2024-06-14 18:55:51 +02:00 |
|
Comb
|
[NFCI][Comb][HW][Seq] Refactor TableGen Pass includes
|
2024-06-16 18:29:59 +02:00 |
|
DC
|
[NFCI][DC][FSM][Handshake][Pipeline] Refactor TableGen Pass includes (#7181)
|
2024-06-18 13:26:12 +02:00 |
|
Debug
|
[Debug] Add debug dialect (#6308)
|
2023-10-20 09:51:37 -07:00 |
|
ESI
|
[ESI Runtime] If zlib not found, use FetchContent (#7352)
|
2024-07-19 05:56:35 -07:00 |
|
Emit
|
[ExportVerilog][HW] Introduce HWEmittableModuleLike interface and use it for Prepare, NFC (#7004)
|
2024-06-07 00:33:00 +09:00 |
|
FIRRTL
|
[FIRRTL] AssignOutputDirs: Ensure absolute dirs end with trailing slash (#7348)
|
2024-07-18 21:26:49 -04:00 |
|
FSM
|
[FSM]New builders for StateOp and TransitionOp. (#6991)
|
2024-07-08 09:29:16 +02:00 |
|
HW
|
[HW] Clean up HWTypes (#7209)
|
2024-06-21 02:28:16 +09:00 |
|
HWArith
|
[HW] Use free variants of isa/cast/dyn_cast
|
2024-04-28 16:41:57 +02:00 |
|
Handshake
|
[NFCI][DC][FSM][Handshake][Pipeline] Refactor TableGen Pass includes (#7181)
|
2024-06-18 13:26:12 +02:00 |
|
Ibis
|
Bump LLVM (#7223)
|
2024-06-26 13:19:37 -07:00 |
|
Interop
|
Bump LLVM (#5825)
|
2023-08-11 09:40:48 -04:00 |
|
LLHD
|
[LLHD] Remove llhd-sim (#7351)
|
2024-07-19 17:54:14 +01:00 |
|
LTL
|
[LTL][NFC] Remove unused static method.
|
2024-06-20 13:50:12 -05:00 |
|
LoopSchedule
|
Bump LLVM: 2023/09/12 (#6114)
|
2023-09-12 16:11:24 -07:00 |
|
MSFT
|
[NFCI][ESI][Ibis][MSFT] Refactor TableGen Pass includes (#7179)
|
2024-06-16 18:33:18 +02:00 |
|
Moore
|
[Moore] Make net/variable names optional
|
2024-07-18 15:36:23 -07:00 |
|
OM
|
[OM] Use Object Location in partially evaluated ObjectValue.
|
2024-06-20 21:12:20 -07:00 |
|
Pipeline
|
[NFCI][DC][FSM][Handshake][Pipeline] Refactor TableGen Pass includes (#7181)
|
2024-06-18 13:26:12 +02:00 |
|
SMT
|
[SMT] Fix unused variable warning in release build.
|
2024-05-30 12:06:21 -05:00 |
|
SSP
|
[NFCI][OM][SSP][SystemC] Refactor TableGen Pass includes (#7184)
|
2024-06-18 14:52:24 +02:00 |
|
SV
|
[SV] Add Intermediary Assert Op for better enable polarity flip (#7302)
|
2024-07-12 10:34:04 -07:00 |
|
Seq
|
[Seq] Canonicalize firreg with a preset (#7350)
|
2024-07-19 09:23:33 -07:00 |
|
Sim
|
[Sim] Add printing operations and transformation from non-procedural to procedural flavor (#7292)
|
2024-07-17 14:09:59 +02:00 |
|
SystemC
|
[NFCI][OM][SSP][SystemC] Refactor TableGen Pass includes (#7184)
|
2024-06-18 14:52:24 +02:00 |
|
Verif
|
[Verif] Add `verif.bmc` operation (#7263)
|
2024-07-11 18:33:36 +01:00 |
|
CMakeLists.txt
|
[SMT] Add Dialect rationale and boilerplate
|
2024-03-12 08:12:50 +01:00 |
2345382e67