wangtao
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Preserve the original ordering when a CSR has multiple aliases. 

Previously, these aliases would be ordered alphabetically. (BH, BL)

Print out the computed allocation orders.

llvm-svn: 132580
This commit is contained in:
Jakob Stoklund Olesen 2011-06-03 20:34:50 +00:00
parent 4e7e7958d7
commit 3460ae88b2
1 changed files with 14 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
llvm/lib/CodeGen/RegisterClassInfo.cpp
View File

@ -14,10 +14,14 @@
//
//===----------------------------------------------------------------------===//
#define DEBUG_TYPE "regalloc"
#include "RegisterClassInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"
using namespace llvm;
RegisterClassInfo::RegisterClassInfo() : Tag(0), MF(0), TRI(0), CalleeSaved(0)
@ -86,8 +90,9 @@ void RegisterClassInfo::compute(const TargetRegisterClass *RC) const {
if (Reserved.test(PhysReg))
continue;
if (unsigned CSR = CSRNum[PhysReg])
// PhysReg aliases a CSR, save it for later.
CSRAlias.push_back(std::make_pair(CSR, PhysReg));
// PhysReg aliases a CSR, save it for later. Provide a (CSR, N) sort key
// to preserve the original ordering of multiple aliases of the same CSR.
CSRAlias.push_back(std::make_pair((CSR << 16) + (I - AOB), PhysReg));
else
RCI.Order[N++] = PhysReg;
}
@ -101,6 +106,13 @@ void RegisterClassInfo::compute(const TargetRegisterClass *RC) const {
for (unsigned i = 0, e = CSRAlias.size(); i != e; ++i)
RCI.Order[N++] = CSRAlias[i].second;
DEBUG({
dbgs() << "AllocationOrder(" << RC->getName() << ") = [";
for (unsigned I = 0; I != N; ++I)
dbgs() << ' ' << PrintReg(RCI.Order[I], TRI);
dbgs() << " ]\n";
});
// RCI is now up-to-date.
RCI.Tag = Tag;
}