forked from OSchip/llvm-project
				
			Replace "../whatever.td" with "whatever.td", so that out-of-tree backends
can just add lib/Target to TableGen includes. llvm-svn: 28318
This commit is contained in:
		
							parent
							
								
									1f54156a01
								
							
						
					
					
						commit
						788db2c812
					
				| 
						 | 
				
			
			@ -404,7 +404,8 @@ LTInstall     = $(LIBTOOL) $(LibTool.Flags) --mode=install $(INSTALL) \
 | 
			
		|||
ProgInstall   = $(INSTALL) $(Install.StripFlag) -m 0755 
 | 
			
		||||
ScriptInstall = $(INSTALL) -m 0755 
 | 
			
		||||
DataInstall   = $(INSTALL) -m 0644
 | 
			
		||||
TableGen      = $(TBLGEN) -I $(PROJ_SRC_DIR) -I$(PROJ_SRC_ROOT)/include
 | 
			
		||||
TableGen      = $(TBLGEN) -I $(PROJ_SRC_DIR) -I$(PROJ_SRC_ROOT)/include \
 | 
			
		||||
                -I $(PROJ_SRC_ROOT)/lib/Target      
 | 
			
		||||
Archive       = $(AR) $(AR.Flags)
 | 
			
		||||
LArchive      = $(LLVMToolDir)/llvm-ar rcsf
 | 
			
		||||
ifdef RANLIB
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
| 
						 | 
				
			
			@ -118,7 +118,7 @@ class DwarfRegNum<int N> {
 | 
			
		|||
//===----------------------------------------------------------------------===//
 | 
			
		||||
// Pull in the common support for scheduling
 | 
			
		||||
//
 | 
			
		||||
include "../TargetSchedule.td"
 | 
			
		||||
include "TargetSchedule.td"
 | 
			
		||||
 | 
			
		||||
class Predicate; // Forward def
 | 
			
		||||
 | 
			
		||||
| 
						 | 
				
			
			@ -327,4 +327,4 @@ class Processor<string n, ProcessorItineraries pi, list<SubtargetFeature> f> {
 | 
			
		|||
//===----------------------------------------------------------------------===//
 | 
			
		||||
// Pull in the common support for DAG isel generation
 | 
			
		||||
//
 | 
			
		||||
include "../TargetSelectionDAG.td"
 | 
			
		||||
include "TargetSelectionDAG.td"
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
		Reference in New Issue