wangtao
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

X86ISD::PEXTRW 3rd operand type is always target pointer type. 

llvm-svn: 31185
This commit is contained in:
Evan Cheng 2006-10-25 21:35:05 +00:00
parent 53f53db919
commit 7e065ff7e4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/X86/X86InstrSSE.td
View File

@ -1580,7 +1580,7 @@ def PEXTRWri : PDIi8<0xC5, MRMSrcReg,
(ops GR32:$dst, VR128:$src1, i32i8imm:$src2),
"pextrw {$src2, $src1, $dst|$dst, $src1, $src2}",
[(set GR32:$dst, (X86pextrw (v8i16 VR128:$src1),
(i32 imm:$src2)))]>;
(iPTR imm:$src2)))]>;
let isTwoAddress = 1 in {
def PINSRWrri : PDIi8<0xC4, MRMSrcReg,
(ops VR128:$dst, VR128:$src1, GR32:$src2, i32i8imm:$src3),