wangtao
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

[NEON] Define half-precision vmaxnm intrinsics only when available 

Differential Revision: https://reviews.llvm.org/D49375

llvm-svn: 337704
This commit is contained in:
Ivan A. Kosarev 2018-07-23 16:01:35 +00:00
parent fa1ea6977c
commit ff08ea77b5
2 changed files with 23 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
clang/include/clang/Basic/arm_neon.td
View File

@ -1466,8 +1466,10 @@ let ArchGuard = "defined(__ARM_FEATURE_FP16_VECTOR_ARITHMETIC)" in {
// Max/Min // Max/Min
def VMAXH : SInst<"vmax", "ddd", "hQh">; def VMAXH : SInst<"vmax", "ddd", "hQh">;
def VMINH : SInst<"vmin", "ddd", "hQh">; def VMINH : SInst<"vmin", "ddd", "hQh">;
def FMAXNMH : SInst<"vmaxnm", "ddd", "hQh">; let ArchGuard = "__ARM_ARCH >= 8 && defined(__ARM_FEATURE_NUMERIC_MAXMIN) && defined(__ARM_FEATURE_FP16_VECTOR_ARITHMETIC)" in {
def FMINNMH : SInst<"vminnm", "ddd", "hQh">; def FMAXNMH : SInst<"vmaxnm", "ddd", "hQh">;
def FMINNMH : SInst<"vminnm", "ddd", "hQh">;
}
// Multiplication/Division // Multiplication/Division
def VMULH : SOpInst<"vmul", "ddd", "hQh", OP_MUL>; def VMULH : SOpInst<"vmul", "ddd", "hQh", OP_MUL>;

20
clang/test/Sema/arm-no-fp16.c
View File

@ -1,4 +1,6 @@
// RUN: %clang_cc1 -triple thumbv7-none-eabi %s -target-feature +neon -target-feature -fp16 -fsyntax-only -verify // RUN: %clang_cc1 -triple thumbv7-none-eabi %s -target-feature +neon \
// RUN: -fallow-half-arguments-and-returns -target-feature -fp16 \
// RUN: -fsyntax-only -verify
#include <arm_neon.h> #include <arm_neon.h>
@ -65,3 +67,19 @@ float16x4_t test_vrndx_f16(float16x4_t a) {
float16x8_t test_vrndxq_f16(float16x8_t a) { float16x8_t test_vrndxq_f16(float16x8_t a) {
return vrndxq_f16(a); // expected-warning{{implicit declaration of function 'vrndxq_f16'}} expected-error{{returning 'int' from a function with incompatible result type 'float16x8_t'}} return vrndxq_f16(a); // expected-warning{{implicit declaration of function 'vrndxq_f16'}} expected-error{{returning 'int' from a function with incompatible result type 'float16x8_t'}}
} }
float16x4_t test_vmaxnm_f16(float16x4_t a, float16x4_t b) {
return vmaxnm_f16(a, b); // expected-warning{{implicit declaration of function 'vmaxnm_f16'}} expected-error{{returning 'int' from a function with incompatible result type 'float16x4_t'}}
}
float16x8_t test_vmaxnmq_f16(float16x8_t a, float16x8_t b) {
return vmaxnmq_f16(a, b); // expected-warning{{implicit declaration of function 'vmaxnmq_f16'}} expected-error{{returning 'int' from a function with incompatible result type 'float16x8_t'}}
}
float16x4_t test_vminnm_f16(float16x4_t a, float16x4_t b) {
return vminnm_f16(a, b); // expected-warning{{implicit declaration of function 'vminnm_f16'}} expected-error{{returning 'int' from a function with incompatible result type 'float16x4_t'}}
}
float16x8_t test_vminnmq_f16(float16x8_t a, float16x8_t b) {
return vminnmq_f16(a, b); // expected-warning{{implicit declaration of function 'vminnmq_f16'}} expected-error{{returning 'int' from a function with incompatible result type 'float16x8_t'}}
}