forked from OSchip/llvm-project
88 lines
2.7 KiB
LLVM
88 lines
2.7 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl \
|
|
; RUN: --check-prefixes=CHECK,BE
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl \
|
|
; RUN: --check-prefixes=CHECK,LE
|
|
|
|
@glob = local_unnamed_addr global i16 0, align 2
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_llltus(i16 zeroext %a, i16 zeroext %b) {
|
|
; CHECK-LABEL: test_llltus:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: sub r3, r3, r4
|
|
; CHECK-NEXT: rldicl r3, r3, 1, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp ult i16 %a, %b
|
|
%conv3 = zext i1 %cmp to i64
|
|
ret i64 %conv3
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_llltus_sext(i16 zeroext %a, i16 zeroext %b) {
|
|
; CHECK-LABEL: test_llltus_sext:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: sub r3, r3, r4
|
|
; CHECK-NEXT: sradi r3, r3, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp ult i16 %a, %b
|
|
%conv3 = sext i1 %cmp to i64
|
|
ret i64 %conv3
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_llltus_store(i16 zeroext %a, i16 zeroext %b) {
|
|
; BE-LABEL: test_llltus_store:
|
|
; BE: # %bb.0: # %entry
|
|
; BE-NEXT: addis r5, r2, .LC0@toc@ha
|
|
; BE-NEXT: sub r3, r3, r4
|
|
; BE-NEXT: ld r5, .LC0@toc@l(r5)
|
|
; BE-NEXT: rldicl r3, r3, 1, 63
|
|
; BE-NEXT: sth r3, 0(r5)
|
|
; BE-NEXT: blr
|
|
;
|
|
; LE-LABEL: test_llltus_store:
|
|
; LE: # %bb.0: # %entry
|
|
; LE-NEXT: sub r3, r3, r4
|
|
; LE-NEXT: addis r5, r2, glob@toc@ha
|
|
; LE-NEXT: rldicl r3, r3, 1, 63
|
|
; LE-NEXT: sth r3, glob@toc@l(r5)
|
|
; LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp ult i16 %a, %b
|
|
%conv3 = zext i1 %cmp to i16
|
|
store i16 %conv3, i16* @glob, align 2
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_llltus_sext_store(i16 zeroext %a, i16 zeroext %b) {
|
|
; BE-LABEL: test_llltus_sext_store:
|
|
; BE: # %bb.0: # %entry
|
|
; BE-NEXT: addis r5, r2, .LC0@toc@ha
|
|
; BE-NEXT: sub r3, r3, r4
|
|
; BE-NEXT: ld r5, .LC0@toc@l(r5)
|
|
; BE-NEXT: sradi r3, r3, 63
|
|
; BE-NEXT: sth r3, 0(r5)
|
|
; BE-NEXT: blr
|
|
;
|
|
; LE-LABEL: test_llltus_sext_store:
|
|
; LE: # %bb.0: # %entry
|
|
; LE-NEXT: sub r3, r3, r4
|
|
; LE-NEXT: addis r5, r2, glob@toc@ha
|
|
; LE-NEXT: sradi r3, r3, 63
|
|
; LE-NEXT: sth r3, glob@toc@l(r5)
|
|
; LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp ult i16 %a, %b
|
|
%conv3 = sext i1 %cmp to i16
|
|
store i16 %conv3, i16* @glob, align 2
|
|
ret void
|
|
}
|