forked from OSchip/llvm-project
				
			
		
			
				
	
	
		
			44 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
			
		
		
	
	
			44 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
 | 
						|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse2 | FileCheck %s --check-prefix=ALL --check-prefix=SSE --check-prefix=SSE2
 | 
						|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse4.1 | FileCheck %s --check-prefix=ALL --check-prefix=SSE --check-prefix=SSE41
 | 
						|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse4.2 | FileCheck %s --check-prefix=ALL --check-prefix=SSE --check-prefix=SSE42
 | 
						|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefix=ALL --check-prefix=AVX --check-prefix=AVX1
 | 
						|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefix=ALL --check-prefix=AVX --check-prefix=AVX2
 | 
						|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefix=ALL --check-prefix=AVX --check-prefix=AVX512 --check-prefix=AVX512F
 | 
						|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512bw | FileCheck %s --check-prefix=ALL --check-prefix=AVX --check-prefix=AVX512 --check-prefix=AVX512BW
 | 
						|
 | 
						|
define <8 x i16> @test_v8i16_nosignbit(<8 x i16> %a, <8 x i16> %b) {
 | 
						|
; SSE2-LABEL: test_v8i16_nosignbit:
 | 
						|
; SSE2:       # %bb.0:
 | 
						|
; SSE2-NEXT:    pand {{.*}}(%rip), %xmm0
 | 
						|
; SSE2-NEXT:    psrlw $1, %xmm1
 | 
						|
; SSE2-NEXT:    pminsw %xmm1, %xmm0
 | 
						|
; SSE2-NEXT:    retq
 | 
						|
;
 | 
						|
; SSE41-LABEL: test_v8i16_nosignbit:
 | 
						|
; SSE41:       # %bb.0:
 | 
						|
; SSE41-NEXT:    pand {{.*}}(%rip), %xmm0
 | 
						|
; SSE41-NEXT:    psrlw $1, %xmm1
 | 
						|
; SSE41-NEXT:    pminuw %xmm1, %xmm0
 | 
						|
; SSE41-NEXT:    retq
 | 
						|
;
 | 
						|
; SSE42-LABEL: test_v8i16_nosignbit:
 | 
						|
; SSE42:       # %bb.0:
 | 
						|
; SSE42-NEXT:    pand {{.*}}(%rip), %xmm0
 | 
						|
; SSE42-NEXT:    psrlw $1, %xmm1
 | 
						|
; SSE42-NEXT:    pminuw %xmm1, %xmm0
 | 
						|
; SSE42-NEXT:    retq
 | 
						|
;
 | 
						|
; AVX-LABEL: test_v8i16_nosignbit:
 | 
						|
; AVX:       # %bb.0:
 | 
						|
; AVX-NEXT:    vpand {{.*}}(%rip), %xmm0, %xmm0
 | 
						|
; AVX-NEXT:    vpsrlw $1, %xmm1, %xmm1
 | 
						|
; AVX-NEXT:    vpminuw %xmm1, %xmm0, %xmm0
 | 
						|
; AVX-NEXT:    retq
 | 
						|
  %1 = and <8 x i16> %a, <i16 255, i16 255, i16 255, i16 255, i16 255, i16 255, i16 255, i16 255>
 | 
						|
  %2 = lshr <8 x i16> %b, <i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>
 | 
						|
  %3 = icmp ult <8 x i16> %1, %2
 | 
						|
  %4 = select <8 x i1> %3, <8 x i16> %1, <8 x i16> %2
 | 
						|
  ret <8 x i16> %4
 | 
						|
}
 |