forked from OSchip/llvm-project
				
			
		
			
				
	
	
		
			66 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C++
		
	
	
	
			
		
		
	
	
			66 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C++
		
	
	
	
//===-- MipsMCTargetDesc.h - Mips Target Descriptions -----------*- C++ -*-===//
 | 
						|
//
 | 
						|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
 | 
						|
// See https://llvm.org/LICENSE.txt for license information.
 | 
						|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
//
 | 
						|
// This file provides Mips specific target descriptions.
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
 | 
						|
#ifndef LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSMCTARGETDESC_H
 | 
						|
#define LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSMCTARGETDESC_H
 | 
						|
 | 
						|
#include "llvm/Support/DataTypes.h"
 | 
						|
 | 
						|
#include <memory>
 | 
						|
 | 
						|
namespace llvm {
 | 
						|
class MCAsmBackend;
 | 
						|
class MCCodeEmitter;
 | 
						|
class MCContext;
 | 
						|
class MCInstrInfo;
 | 
						|
class MCObjectTargetWriter;
 | 
						|
class MCRegisterInfo;
 | 
						|
class MCSubtargetInfo;
 | 
						|
class MCTargetOptions;
 | 
						|
class StringRef;
 | 
						|
class Target;
 | 
						|
class Triple;
 | 
						|
 | 
						|
MCCodeEmitter *createMipsMCCodeEmitterEB(const MCInstrInfo &MCII,
 | 
						|
                                         const MCRegisterInfo &MRI,
 | 
						|
                                         MCContext &Ctx);
 | 
						|
MCCodeEmitter *createMipsMCCodeEmitterEL(const MCInstrInfo &MCII,
 | 
						|
                                         const MCRegisterInfo &MRI,
 | 
						|
                                         MCContext &Ctx);
 | 
						|
 | 
						|
MCAsmBackend *createMipsAsmBackend(const Target &T, const MCSubtargetInfo &STI,
 | 
						|
                                   const MCRegisterInfo &MRI,
 | 
						|
                                   const MCTargetOptions &Options);
 | 
						|
 | 
						|
std::unique_ptr<MCObjectTargetWriter>
 | 
						|
createMipsELFObjectWriter(const Triple &TT, bool IsN32);
 | 
						|
 | 
						|
namespace MIPS_MC {
 | 
						|
StringRef selectMipsCPU(const Triple &TT, StringRef CPU);
 | 
						|
}
 | 
						|
 | 
						|
} // End llvm namespace
 | 
						|
 | 
						|
// Defines symbolic names for Mips registers.  This defines a mapping from
 | 
						|
// register name to register number.
 | 
						|
#define GET_REGINFO_ENUM
 | 
						|
#include "MipsGenRegisterInfo.inc"
 | 
						|
 | 
						|
// Defines symbolic names for the Mips instructions.
 | 
						|
#define GET_INSTRINFO_ENUM
 | 
						|
#include "MipsGenInstrInfo.inc"
 | 
						|
 | 
						|
#define GET_SUBTARGETINFO_ENUM
 | 
						|
#include "MipsGenSubtargetInfo.inc"
 | 
						|
 | 
						|
#endif
 |