forked from OSchip/llvm-project
				
			
		
			
				
	
	
		
			45 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			TableGen
		
	
	
	
			
		
		
	
	
			45 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			TableGen
		
	
	
	
| // RUN: llvm-tblgen -gen-disassembler -I %p/../../include %s | FileCheck %s
 | |
| 
 | |
| include "llvm/Target/Target.td"
 | |
| 
 | |
| def archInstrInfo : InstrInfo { }
 | |
| 
 | |
| def arch : Target {
 | |
|   let InstructionSet = archInstrInfo;
 | |
| }
 | |
| 
 | |
| class TestInstruction : Instruction {
 | |
|   let Size = 1;
 | |
|   let OutOperandList = (outs);
 | |
|   let InOperandList = (ins);
 | |
|   field bits<8> Inst;
 | |
|   field bits<8> SoftFail = 0;
 | |
| }
 | |
| 
 | |
| def InstA : TestInstruction {
 | |
|   let Inst = {0,0,0,0,?,?,?,?};
 | |
|   let AsmString = "InstA";
 | |
| }
 | |
| 
 | |
| def InstBOp : Operand<i32> {
 | |
|   let DecoderMethod = "DecodeInstBOp";
 | |
|   let hasCompleteDecoder = 0;
 | |
| }
 | |
| 
 | |
| def InstB : TestInstruction {
 | |
|   bits<2> op;
 | |
|   let Inst{7-2} = {0,0,0,0,0,0};
 | |
|   let Inst{1-0} = op;
 | |
|   let OutOperandList = (outs InstBOp:$op);
 | |
|   let AsmString = "InstB";
 | |
| }
 | |
| 
 | |
| // CHECK:      /* 0 */       MCD::OPC_ExtractField, 4, 4,  // Inst{7-4} ...
 | |
| // CHECK-NEXT: /* 3 */       MCD::OPC_FilterValue, 0, 18, 0, 0, // Skip to: 26
 | |
| // CHECK-NEXT: /* 8 */       MCD::OPC_CheckField, 2, 2, 0, 7, 0, 0, // Skip to: 22
 | |
| // CHECK-NEXT: /* 15 */      MCD::OPC_TryDecode, {{[0-9]+}}, 1, 0, 0, 0, 0, // Opcode: InstB, skip to: 22
 | |
| // CHECK-NEXT: /* 22 */      MCD::OPC_Decode, {{[0-9]+}}, 1, 1, // Opcode: InstA
 | |
| // CHECK-NEXT: /* 26 */      MCD::OPC_Fail,
 | |
| 
 | |
| // CHECK: if (DecodeInstBOp(MI, tmp, Address, Decoder) == MCDisassembler::Fail) { DecodeComplete = false; return MCDisassembler::Fail; }
 |