wangtao
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
llvm-project/llvm/test/tools/llvm-mca/X86/BdVer2
History
Andrea Di Biagio 373a4ccf6c [llvm-mca][MC] Add the ability to declare which processor resources model load/store queues (PR36666). 
This patch adds the ability to specify via tablegen which processor resources
are load/store queue resources.

A new tablegen class named MemoryQueue can be optionally used to mark resources
that model load/store queues.  Information about the load/store queue is
collected at 'CodeGenSchedule' stage, and analyzed by the 'SubtargetEmitter' to
initialize two new fields in struct MCExtraProcessorInfo named `LoadQueueID` and
`StoreQueueID`.  Those two fields are identifiers for buffered resources used to
describe the load queue and the store queue.
Field `BufferSize` is interpreted as the number of entries in the queue, while
the number of units is a throughput indicator (i.e. number of available pickers
for loads/stores).

At construction time, LSUnit in llvm-mca checks for the presence of extra
processor information (i.e. MCExtraProcessorInfo) in the scheduling model.  If
that information is available, and fields LoadQueueID and StoreQueueID are set
to a value different than zero (i.e. the invalid processor resource index), then
LSUnit initializes its LoadQueue/StoreQueue based on the BufferSize value
declared by the two processor resources.

With this patch, we more accurately track dynamic dispatch stalls caused by the
lack of LS tokens (i.e. load/store queue full). This is also shown by the
differences in two BdVer2 tests. Stalls that were previously classified as
generic SCHEDULER FULL stalls, are not correctly classified either as "load
queue full" or "store queue full".

About the differences in the -scheduler-stats view: those differences are
expected, because entries in the load/store queue are not released at
instruction issue stage. Instead, those are released at instruction executed
stage.  This is the main reason why for the modified tests, the load/store
queues gets full before PdEx is full.

Differential Revision: https://reviews.llvm.org/D54957

llvm-svn: 347857
 		2018-11-29 12:15:56 +00:00
..
add-sequence.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
clear-super-register-1.s
…
clear-super-register-2.s
…
dependency-breaking-cmp.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
dependency-breaking-pcmpeq.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
dependency-breaking-pcmpgt.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
dependency-breaking-sbb-1.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
dependency-breaking-sbb-2.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
dependent-pmuld-paddd.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
dot-product.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
hadd-read-after-ld-1.s
…
hadd-read-after-ld-2.s
…
instruction-info-view.s
…
load-store-alias.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
load-throughput.s [llvm-mca][MC] Add the ability to declare which processor resources model load/store queues (PR36666). 2018-11-29 12:15:56 +00:00
memcpy-like-test.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
one-idioms.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
partial-reg-update-2.s
…
partial-reg-update-3.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
partial-reg-update-4.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
partial-reg-update-5.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
partial-reg-update-6.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
partial-reg-update.s
…
pipes-fpu.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
pr37790.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
rank.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
rcu-statistics.s [llvm-mca][View] Improved Retire Control Unit Statistics. 2018-11-23 12:12:57 +00:00
read-advance-1.s
…
read-advance-2.s
…
read-advance-3.s
…
reg-move-elimination-1.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
reg-move-elimination-2.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
reg-move-elimination-3.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
reg-move-elimination-4.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
reg-move-elimination-5.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
register-files-1.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
register-files-2.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
register-files-3.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
register-files-4.s
…
register-files-5.s
…
resources-3dnow.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-adx.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-aes.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-avx1.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-bmi1.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-clflushopt.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-cmov.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-cmpxchg.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-f16c.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-fma.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-fma4.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-lea.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-lzcnt.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-mmx.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-movbe.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-pclmul.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-popcnt.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-prefetchw.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-sse1.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-sse2.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-sse3.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-sse4a.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-sse41.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-sse42.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-ssse3.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-tbm.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-x86_32.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-x86_64.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-x87.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
resources-xop.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
scheduler-queue-usage.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
simple-test.s [X86][BdVer2] Fix loads/stores throughput for Piledriver (PR39465) 2018-11-10 14:31:43 +00:00
store-throughput.s [llvm-mca][MC] Add the ability to declare which processor resources model load/store queues (PR36666). 2018-11-29 12:15:56 +00:00
vbroadcast-operand-latency.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
vec-logic-read-after-ld-1.s
…
vec-logic-read-after-ld-2.s
…
xop-super-registers-1.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
xop-super-registers-2.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
zero-idioms-avx-256.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00
zero-idioms.s [llvm-mca] Correctly update the resource strategy for processor resources with multiple units. 2018-11-12 13:09:39 +00:00