forked from OSchip/llvm-project
				
			
		
			
				
	
	
		
			44 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
			
		
		
	
	
			44 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
| ; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
 | |
| ; RUN: opt < %s -basic-aa -slp-vectorizer -dce -S -mtriple=x86_64-apple-macosx10.8.0 -mcpu=corei7 | FileCheck %s
 | |
| 
 | |
| target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
 | |
| target triple = "x86_64-apple-macosx10.9.0"
 | |
| 
 | |
| @c = common global i32 0, align 4
 | |
| @a = common global i16 0, align 2
 | |
| @b = common global i16 0, align 2
 | |
| 
 | |
| ; Function Attrs: nounwind ssp uwtable
 | |
| define void @f() {
 | |
| ; CHECK-LABEL: @f(
 | |
| ; CHECK-NEXT:  entry:
 | |
| ; CHECK-NEXT:    [[CALL:%.*]] = tail call i32 (...) @g()
 | |
| ; CHECK-NEXT:    [[TMP0:%.*]] = load i32, i32* @c, align 4
 | |
| ; CHECK-NEXT:    [[LNOT:%.*]] = icmp eq i32 [[TMP0]], 0
 | |
| ; CHECK-NEXT:    [[LNOT_EXT:%.*]] = zext i1 [[LNOT]] to i32
 | |
| ; CHECK-NEXT:    [[TMP1:%.*]] = load i16, i16* @a, align 2
 | |
| ; CHECK-NEXT:    [[LNOT2:%.*]] = icmp eq i16 [[TMP1]], 0
 | |
| ; CHECK-NEXT:    [[LNOT_EXT3:%.*]] = zext i1 [[LNOT2]] to i32
 | |
| ; CHECK-NEXT:    [[OR:%.*]] = or i32 [[LNOT_EXT3]], [[LNOT_EXT]]
 | |
| ; CHECK-NEXT:    [[CMP:%.*]] = icmp eq i32 [[CALL]], [[OR]]
 | |
| ; CHECK-NEXT:    [[CONV4:%.*]] = zext i1 [[CMP]] to i16
 | |
| ; CHECK-NEXT:    store i16 [[CONV4]], i16* @b, align 2
 | |
| ; CHECK-NEXT:    ret void
 | |
| ;
 | |
| entry:
 | |
|   %call = tail call i32 (...) @g()
 | |
|   %0 = load i32, i32* @c, align 4
 | |
|   %lnot = icmp eq i32 %0, 0
 | |
|   %lnot.ext = zext i1 %lnot to i32
 | |
|   %1 = load i16, i16* @a, align 2
 | |
|   %lnot2 = icmp eq i16 %1, 0
 | |
|   %lnot.ext3 = zext i1 %lnot2 to i32
 | |
|   %or = or i32 %lnot.ext3, %lnot.ext
 | |
|   %cmp = icmp eq i32 %call, %or
 | |
|   %conv4 = zext i1 %cmp to i16
 | |
|   store i16 %conv4, i16* @b, align 2
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| declare i32 @g(...)
 |