llvm-project/llvm/test/CodeGen/MIR/AMDGPU
Nicolai Haehnle 2710171a15 AMDGPU: Write LDS objects out as global symbols in code generation
Summary:
The symbols use the processor-specific SHN_AMDGPU_LDS section index
introduced with a previous change. The linker is then expected to resolve
relocations, which are also emitted.

Initially disabled for HSA and PAL environments until they have caught up
in terms of linker and runtime loader.

Some notes:

- The llvm.amdgcn.groupstaticsize intrinsics can no longer be lowered
  to a constant at compile times, which means some tests can no longer
  be applied.

  The current "solution" is a terrible hack, but the intrinsic isn't
  used by Mesa, so we can keep it for now.

- We no longer know the full LDS size per kernel at compile time, which
  means that we can no longer generate a relevant error message at
  compile time. It would be possible to add a check for the size of
  individual variables, but ultimately the linker will have to perform
  the final check.

Change-Id: If66dbf33fccfbf3609aefefa2558ac0850d42275

Reviewers: arsenm, rampitec, t-tye, b-sumner, jsjodin

Subscribers: qcolombet, kzhuravl, jvesely, wdng, yaxunl, dstuttard, tpr, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D61494

llvm-svn: 364297
2019-06-25 11:52:30 +00:00
..
expected-target-index-name.mir
intrinsics.mir
invalid-target-index-operand.mir
lit.local.cfg
load-store-opt-dlc.mir [AMDGPU] gfx1010 tests. NFC. 2019-05-13 19:30:06 +00:00
machine-function-info-no-ir.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
machine-function-info-register-parse-error1.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
machine-function-info-register-parse-error2.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
machine-function-info.ll AMDGPU: Write LDS objects out as global symbols in code generation 2019-06-25 11:52:30 +00:00
mfi-frame-offset-reg-class.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
mfi-parse-error-frame-offset-reg.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
mfi-parse-error-scratch-rsrc-reg.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
mfi-parse-error-scratch-wave-offset-reg.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
mfi-parse-error-stack-ptr-offset-reg.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
mfi-scratch-rsrc-reg-reg-class.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
mfi-scratch-wave-offset-reg-class.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
mfi-stack-ptr-offset-reg-class.mir MIR: Allow targets to serialize MachineFunctionInfo 2019-03-14 22:54:43 +00:00
mir-canon-multi.mir [MIR-Canon] Hardening propagateLocalCopies. 2019-05-31 04:49:58 +00:00
parse-order-reserved-regs.mir [MIR-Canon] Don't do vreg skip for independent instructions if there are none. 2019-05-31 17:34:25 +00:00
stack-id.mir Describe stack-id as an enum 2019-06-17 09:13:29 +00:00
syncscopes.mir [AMDGPU] gfx1010 VMEM and SMEM implementation 2019-04-30 22:08:23 +00:00
target-flags.mir AMDGPU: Prepare for explicit absolute relocations in code generation 2019-06-16 17:43:37 +00:00
target-index-operands.mir [AMDGPU] gfx1010 VMEM and SMEM implementation 2019-04-30 22:08:23 +00:00