yunlong
/
IC_FPGA_projects
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

add info on the README

This commit is contained in:
yunlong 2024-10-30 19:28:47 +08:00
parent 6105399a10
commit 387704ae80
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -1,2 +1,2 @@
# IC_FPGA_projects
This repository is used to introduce to some projects or modules bases on the mainly lanuage--verilog.