This commit is contained in:
leeyunlong 2025-07-24 09:30:05 +08:00
parent a1eea7d9ab
commit 6b8c0aed97
4 changed files with 5 additions and 5 deletions

0
rtl/bridge/spi2axi.md Normal file
View File

View File

@ -20,7 +20,7 @@ apb相关接口应该是为了保持统一而使用32bit(待确认,因为脚
## 2.2 AXI
### 2.2.1 AXI拓扑结构()
### 2.2.1 AXI拓扑结构
64bit Data;
链式设备传递:
![alt text](image.png)

View File

@ -26,7 +26,7 @@
{ "name": "RREADY", "wave": "1........", "node": "....." },
{ "name": "RVALID", "wave": "0.....10", "node": "......e" },
{ "name": "RDATA", "wave": "x.....4x.", "data": ["64'hxx",] },
{ "name": "RDATA", "wave": "x.....4x.", "data": ["rdata",] },
{ "name": "RRESP", "wave": "x.....2x.", "data": ["OKAY", ] },
],

View File

@ -20,14 +20,14 @@
{"name": "AWBURST", "wave": "=.......", "data": ["2'b01"]},
{"name": "AWLEN", "wave": "=.......", "data": ["0"]},
{"name": "AWSIZE", "wave": "=.......", "data": ["3'b010"]},
{"name": "AWADDR", "wave": "x..3.x..", "data": ["16'hxxxx" ] },
{"name": "AWADDR", "wave": "x..=.x..", "data": ["16'hxxxx" ] },
{"name": "AWREADY", "wave": "0...1x..", "node": "...." },
{},
{"name": "WVALID", "wave": "0..1..0.", "node": "......" },
{"name": "wlast", "wave": "1......."},
{"name": "WSTRB", "wave": "x..=..=.", "data": ["8'h0F/8'hF0" ] },
{"name": "WDATA", "wave": "x..=..=.", "data": ["64'hxxxx"] },
{"name": "WSTRB", "wave": "x..=..=.", "data": ["" ] },
{"name": "WDATA", "wave": "x..=..=.", "data": ["wdata"] },
{"name": "WREADY", "wave": "0....1x.", "node": "....." },
{},