llvm-project/llvm/test/tools/llvm-mca/AArch64/Cortex
Andrew Savonichev bba25a9cd8 [MCA] Support carry-over instructions for in-order processors
Instructions that have more uops than the processor's IssueWidth are
issued in multiple cycles.

The patch fixes PR49712.

Differential Revision: https://reviews.llvm.org/D99339
2021-03-26 00:06:19 +03:00
..
A53-carry-over.s [MCA] Support carry-over instructions for in-order processors 2021-03-26 00:06:19 +03:00
A55-add-sequence.s [MCA] Disable RCU for InOrderIssueStage 2021-03-24 13:54:04 +03:00
A55-all-stats.s [MCA] Disable RCU for InOrderIssueStage 2021-03-24 13:54:04 +03:00
A55-all-views.s [MCA] Disable RCU for InOrderIssueStage 2021-03-24 13:54:04 +03:00
A55-basic-instructions.s
A55-in-order-retire.s [MCA] Disable RCU for InOrderIssueStage 2021-03-24 13:54:04 +03:00
A55-out-of-order-retire.s [MCA] Disable RCU for InOrderIssueStage 2021-03-24 13:54:04 +03:00
direct-branch.s
forwarding-A57.s [AArch64] Attempt to fix Mac tests with a more specific triple. NFC 2021-01-04 11:29:18 +00:00
in-order-bottleneck-analysis.s [MCA] Add support for in-order CPUs 2021-03-04 14:08:19 +03:00
shifted-register.s