PickupRAIN
/
X-Core
forked from OSchip/X-Core
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
7 Commits 1 Branch 0 Tags 980 KiB
Verilog 67.2%
SystemVerilog 20.6%
Tcl 6.4%
C 4.3%
VHDL 0.9%
Other 0.6%
Go to file
Xianyi Zhang c87154588e Update Readme. 2021-04-09 15:52:56 +08:00
doc X-Core initial release. 2019-09-01 11:11:56 +08:00
fpga Fix write memory bug for byte access. 2019-09-05 11:13:03 +08:00
rtl Fix write memory bug for byte access. 2019-09-05 11:13:03 +08:00
tb X-Core initial release. 2019-09-01 11:11:56 +08:00
tcl X-Core initial release. 2019-09-01 11:11:56 +08:00
x-core-sdk update for coremark 2019-09-07 17:40:54 +08:00
.gitignore X-Core initial release. 2019-09-01 11:11:56 +08:00
Changelog.txt Add version files. 2019-09-07 17:50:59 +08:00
LICENSE X-Core initial release. 2019-09-01 11:11:56 +08:00
README.cn.md Update Readme. 2021-04-09 15:52:56 +08:00
README.md Update Readme. 2021-04-09 15:52:56 +08:00
Version.txt Add version files. 2019-09-07 17:50:59 +08:00
e200_LICENSE.txt X-Core initial release. 2019-09-01 11:11:56 +08:00
ri5cy_LICENSE.txt X-Core initial release. 2019-09-01 11:11:56 +08:00

README.md

X-Core

X-Core is an open source in-order 5-stage RISC-V 32-bit MCU processor. It supports RV32IM, mainly for RISC-V learning, teaching, and experiments. We use some core codes from PULP RI5CY, and partial SoC peripheral components and SDK from Hummingbird E200.

X-Core:

  • 5-stage pipeline, RV32IM, 50MHz on FPGA board
  • JTAG inferface, supports GDB
  • ITIM: 64KB (configurable), DTIM: 64KB (configurable)
  • QSPI interface for onboard flash
  • Peripheral components, including IIC, UART, SPI, GPIO, PWM, XADC, TIMER.

Evaluation Board

Perf-V FPGA Board Image

Support