VeniVidiVici
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary: FPGA PROCASSINIT guidance (#6067)

This commit is contained in:
Todd Strader 2025-06-06 09:59:05 -04:00 committed by GitHub
parent 1a3fd92063
commit 9fc223d3ee
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
docs/guide/warnings.rst
View File

@ -1473,7 +1473,9 @@ List Of Warnings
Warns that the specified signal is given an initial value where it is
declared, and is also driven in an always process. Typically such
initial values should instead be set using a reset signal inside the
process, to match requirements of hardware synthesis tools.
process, to match requirements of ASIC synthesis tools. However,
declaration initializers are a valid FPGA design idiom and therefore,
FPGA users may want to disable this warning.
Faulty example: