oschip_ip
/
IP_lib
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
9 Commits 2 Branches 0 Tags 5.6 MiB
Verilog 99.7%
SystemVerilog 0.3%
Go to file
oschip_ip a423abd5f0 Merge pull request 'update the ip and core' (#1) from ip_init into master 2025-07-24 13:22:02 +08:00
common init the project 2025-07-24 13:21:05 +08:00
doc init the project 2025-07-24 13:21:05 +08:00
ip IP:update the core E1/E2 sv 2025-07-24 13:19:33 +08:00
.gitignore init 2025-04-08 19:27:54 +08:00
LICENSE Initial commit 2025-04-08 19:20:05 +08:00
README.md Initial commit 2025-04-08 19:20:05 +08:00

README.md

IP_lib