Default Branch

85e57f7480 · thread_ctrl: Remove unused flags · Updated 2025-08-01 19:38:52 +08:00

Branches

5747e2e8b4 · mcs: refactor decodeSchedControl_ConfigureFlags · Updated 2025-07-31 12:23:38 +08:00

3
1
aos

d185b31e87 · aos/uart: do a proper reset in serial_init · Updated 2025-06-25 15:58:10 +08:00

173
10

741d87e0c7 · mcs: refactor finaliseCap to ease verification · Updated 2025-06-04 18:08:23 +08:00

57
1

3aafe9e0b9 · Merge branch 'master' into microkit · Updated 2025-05-23 09:05:26 +08:00

58
15

478372b62d · riscv: disable clock sync test on boot · Updated 2025-02-26 12:09:34 +08:00

118
1

6b204b3fe4 · Merge branch 'master' into lsf37/riscv-clock-test · Updated 2024-12-20 08:32:19 +08:00

141
2

932fa6571f · aarch32: make sure irqInvalid is irq_t · Updated 2024-09-26 00:01:23 +08:00

172
1

ba7d826615 · configs: verified 32-bit config for zynqmp · Updated 2024-08-15 17:07:42 +08:00

1168
1

75d3f97085 · MCS: Remove grant right from reply cap · Updated 2024-07-22 15:51:27 +08:00

175
2

c3d77ea0b3 · MCS: Restrict reply grant rights · Updated 2024-07-22 15:51:23 +08:00

175
1

621b2fd23b · sel4-deps: cython >=3 breaks pyyaml < 5.4 at build · Updated 2024-07-12 12:04:52 +08:00

187
1

bf02b59c46 · CI: debug · Updated 2024-04-13 02:08:41 +08:00

255
3

41c77999f6 · VT-d: add remappable MSI support · Updated 2023-11-10 14:23:16 +08:00

341
5

5cf20448b8 · switch ARM_HYP verified config to Exynos5 · Updated 2023-06-02 06:35:00 +08:00

437
1

17b6d0ed07 · ci: Add job for cpp-compatible updates to MCS · Updated 2022-12-09 09:27:02 +08:00

520
1

be0f015636 · ci: add MCS to preprocess-deploy · Updated 2022-07-07 13:19:53 +08:00

574
1

611ac42266 · riscv-he: (rebase fix) allow use of PLIC with `spike` platform · Updated 2022-03-22 13:16:18 +08:00

625
33

2d4f3b6db6 · arm: move ASID PD slot · Updated 2021-09-08 17:32:40 +08:00

836
10

c03c308dc9 · imx8m-evk: add guest memory region to dts · Updated 2021-08-30 11:21:42 +08:00

872
7

21c1a2ca7a · Release 12.1.0 · Updated 2021-06-10 14:59:48 +08:00

1008
0
Included