yunlong
/
IC_FPGA_projects
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
29 Commits 1 Branch 0 Tags 94 KiB
Verilog 95.2%
SystemVerilog 4.6%
V 0.2%
Go to file
yunlongLi 4f6af7f995 add asyn_fifo.v 2024-11-20 13:29:07 +08:00
common add asyn_fifo.v 2024-11-20 13:29:07 +08:00
course/hitArchi ci the cpu_top.v 2024-11-11 20:28:06 +08:00
protocol commit axi_lite_master/slave.v 2024-11-14 17:42:35 +08:00
LICENSE Initial commit 2024-10-30 19:22:46 +08:00
README.md solve merge confict 2024-10-31 20:39:04 +08:00
sv_grammer.sv add sv_programmer 2024-11-07 11:21:10 +08:00

README.md

IC_FPGA_projects

This repository is used to introduce to some projects or modules bases on the mainly lanuage--verilog.

1 slove the every time git push need to input the username and password.

git config --global credential.helper store //then git push again,and next will not need to input the username and password.

2 Useful references

[1] https://github.com/sin-x/FPGA/tree/master