yunlong
/
work
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
40 Commits 1 Branch 0 Tags 5.3 MiB
Verilog 56.3%
Python 43.7%
Go to file
leeyunlong a1eea7d9ab DS file 2025-07-23 16:47:02 +08:00
GaoKao Gaokao 2025-07-01 22:06:29 +08:00
Scripts DS file 2025-07-23 16:47:02 +08:00
mem_mcu_wrap ci the DS 2025-07-10 20:19:27 +08:00
rtl DS file 2025-07-23 16:47:02 +08:00
xmlab/software_design_mind new add xmlab 2025-06-18 16:10:10 +08:00
.gitignore add 2025-06-26 20:06:59 +08:00
README.md new add xmlab 2025-06-18 16:10:10 +08:00
get_ds_info.py add files 2025-07-21 09:45:54 +08:00

README.md