yunlong
/
work
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
30 Commits 1 Branch 0 Tags 5.3 MiB
Verilog 56.3%
Python 43.7%
Go to file
leeyunlong f65b0f359a modify .py 2025-06-26 20:43:43 +08:00
Scripts modify .py 2025-06-26 20:43:43 +08:00
rtl/cfg_noc_bridge modify the cfg_noc_axi_bridge 2025-06-24 14:04:01 +08:00
xmlab/software_design_mind new add xmlab 2025-06-18 16:10:10 +08:00
.gitignore add 2025-06-26 20:06:59 +08:00
README.md new add xmlab 2025-06-18 16:10:10 +08:00

README.md